View metadata, citation and similar papers at core.ac.uk
brought to you by CORE
provided by International Journal of Innovative Technology and Research (IJITR)

Anusha Atulrao Lavekar* et al.
(IJITR) INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGY AND RESEARCH
Volume No.4, Issue No.5, August – September 2016, 3655 – 3657.

Design and Implementation of Clock Tree Circuits for The Reduction of Noise By Using GDI Techniques

ANUSHA ATULRAO LAVEKAR
M.Tech Student, Dept of ECE
Avanthi Institute of Engineering & Technology
Hyderabad, T.S, India

P.SURESH KUMAR
Associate Professor & HOD, Dept of ECE
Avanthi Institute of Engineering & Technology
Hyderabad, T.S, India

Abstract: **The current drop incurred inside the vigour supply in brand-new VLSI chips to could be a major hindrance proven to as vigor-provide noise. In sub one-volt give current, noise of very number of large figures millivolts factors circuit malfunction. The motive for energy provides noise may be the fast and synchronised transistor switching. Concurrently the fantastic judgment sign switching is unfold inside the entire clock cycle, the switching within the clock tree along with the consecutive circuits are occurring concurrently, causing excessive local present peaks. Time related transistor switching may be the fundamental reason behind power give noise. This paper provides spread the switching of clock tree motorists in a make an attempt to reduce the height current, while safeguarding time sign enjoyable and periodic skew inside the far finish tree's leaves in which the consecutive circuits are connected. A technique for cell phone switching portrayal was onc produced for fast computation of peak-current along with other indicators parameters. This computation is part of a branch and certain tree traversal. We endorse a manuscript optimization formula dedicated to clock tree delay-invariant branch transformation, modifying low-threshold by way of excessive-threshold and smaller sized measurement motorists. The formula was once found in forty nanometers design. We completed a cost decrease in fifty Percent of clock-tree peak current.**

Keywords: **Clock Drivers; Clock-Tree; Clock Network; Power Supply Noise;**

I. INTRODUCTION

The current drop incurred within the vigour supply in modern-day VLSI chips to could be a principal primary issue frequently known to as vigour-deliver noise. While using the broaden of design complexity, moving from ASIC to approach round the Nick (SoC), these kinds of the sub one-volt provide current, noise of only a couple of 100s of 1000's millivolts causes circuit malfunction. Time related current switching may be the important reason behind vigor provide noise. A well structured clock-tee must deliver high excellent clock sign for that underlying consecutive circuits connected at tree's leaves. Time skew have to keep within certain limits to make sure proper and efficient sequencing within the logic. To make certain fast switching within the logic, the slew within the signal at tree's leaves have to be also small ample. The try to decrease the peakcurrentdrawn inside the power deliver by way of clock-tree cure is hence a fragile task which must be treated carefully to make certain clock signal integrity. Normal logic and consecutive circuits are produced to be used in nominal power deliver current. Sadly safeguarding consistent current throughout operation is certainly unachievable. The Energy network is unquestionably an RLC circuit and current peaks will motive various current drops at various areas of the network. Once process variability and ambient conditions and terms come intoconsideration this phenomenon is considerably growing [1]. Everything necessitates simple Ohm low of disbursing peakcurrentvalue with the vigor network impedance. The noise can consequently be decreased by means of either lowering the impedance, or averting excessive top-current. Creating right energy provide network getting low-resistance and inductance, and excessive capacitance remains labored within several research papers [3] that is past the scope in the paper.



Figure 1. IR drop components based on RLC of Power Distribution Network (PDN) and transistors who are Power load of a SoC

Height-current discount accomplishes the next hobbies:

• it's decreasing the IR drop on die, in which the resistance may be the principal impedance factor.

• it's lowering the L dI/dt > term happening around the bundle degree, where inductance is really a predominant impedance factor.

 @ 2013-2016 http://www.ijitr.com All rights Reserved.

• Clock jitter has been decreased thinking about it's directly impacted by IR drop.

• It explanations better usage of the de-coupling capacitors because it's decreasing the distance from the mighty capacitors accustomed to mitigate the current drop. This distance is growing with dI/dt discount.

II. REVIEW

Clock signals. Getting its very structure, every sink (tree's leaf) has identical course to root, comprised of equivalent motorists and interconnecting segments. This ensures (around on-die versions) equal nominal supply-to-sink latency, and thus clock-skew is stays small (nominally). The elegancy within the H-tree structure is the one other way of getting enormous power noise. Because of its symmetry, all the motorists in the given stage within the tree can transform concurrently [2]. This create a revolutionary sequence of present peaks, cumulating having a present pulse whose amplitude is growing as we growth from supply (tree's root) right lower to sinks (tree's leaves), as pictured Three. Yanking reduced the cumulative current form will scale lower each nick-level and package-stage noise. The last because of IR current drop discount, although the second that's ruled via LdI /dt may be decreased because of the smoothing in our pulse profile. It's principal to notice that the amount of typical to time (charge) is unchanged, namely, the consumed energy and vigour are unchanged. To make certain mighty signal with low slew, time-tree is most frequently utilising low or nominal threshold current transistors, known to as with VLSI jargon LVT and NVT, correspondingly. Although suffering of high leakage, their quick transition time ensures low slew within the clock register the sinks. Additionally, the uniformity of clock-tree metabolic process, where every volume of the tree includes equal motorists makes certain that sign evenly propagates to sink [3]. This explanations the skew each and every single tree's stage being small sufficient to make sure that small skew is guaranteed at tree's sinks, where FFs are linked. The sturdiness within the clock sign at tree's internal nodes does forget about indicate itself it's serving the integrity needs at sinks. So an important totally when the uniformity can accept up, furnished the integrity at leaves is transported out. Here lies the idea of our proposal which breaks this paradigm.

• substitute as much as viable from the LVT and NVT motorists by utilizing LVT ones.

• combo many forms inside the same amount of the tree introducing some "randomness" into tree.

• Use mixture of driver dimensions on a single amount of the tree, delivering another way of measuring "randomness".

• preserve perfect clock sign slew and skew at sinks.

III. CHARACTERIZATION OF CLOCK DRIVERS

The combinatorial formula minimizing the peak current is traversing time-tree T in the branch-and-bound manner, where every visited node is evaluating its height present, signal extend which is slew. These values are employed to consider whether backtracking should take place. Evaluating these parameters having a simulation at each single node is unacceptable due to the improper whole computation time. Rather, we might earlier signify every clock driver then use composition of traits that's far computational efficient than simulation. It'll be grown that lots of effective little precision is reduced compared to simulation. The build in the clock-pressure portrayal library takes position offline. We first define the repertoire of library motorists. Each and every driver is going to be characterised via running large spice transient simulations whose outcome are tabulated for additional utilized in the branch-and-certain formula. We display the formula on forty nanometers approach science design [4]. Regarding demonstration the diver library is characterised in the PVT corner the region P normal (procedure is ordinary), Vdd 1.1V and T 25 C . Exactly the same portrayal might take location in other corners pretty much as good. Portrayal is applying two inputs:

1. A vector of input slew values called Slopein , given in picoseconds

2. A vector of capacitive load values calledCL , given in femtofarads, Every pair of slew-load

Three peak current related parameters incurring at switching are unique

IV. THE ALTERNATIVE OF LVT VIA HVT DRIVERS

Clock-tree top present discount is moved out using failing tree uniformity in order to unfold the switching in time a stage, accordingly averting aligned switching. The optimisation formula is modifying LVT by means of HVT motorists. It's two benefits. To start with, due to its longer Tpd , the coherency within the switching in time a stage will probably be disrupted. Next, an effect may be the decrease in leakage present. Though it does ignore personalize the vigour noise, her benefit of whole vigour and reduction. A dangerous difficulty is quickly bobbing up. Is not that such substitutes outcomes within the diverse of propagation delays alongside root-to-leaf pathways, which finally

 @ 2013-2016 http://www.ijitr.com All rights Reserved.

might take clock skew from recommended value? As fundamental driver transformation which eliminates this issue is therefore described. Remember time-tree at first designed as proven in Fig. Three, comprised of LVT motorists, the extended-established design practice.



Fig. Four indicates the result of a SPICE simulation of a step input response received for the illustrated drivers.

T he golf eco-friendly curve could be the response from the HVT driver as well as the red curve could be the response of two cascaded LVT motorists of just oneOr2 dimension in the fashioned LVT. We denote the 2nd through the use of LVT/2. Expectedly, upward push time period of the second reason is turbo. Nevertheless the 50% to 50% extend difference forward and backward designs is three.6 picoseconds, which is not around zero.5% of 1GHz clock frequency. Equal habits was once determined in simulations for the whole driver telephone library in forty manometers technology. The simulation below signifies the end result on peak present resulted by HVT and LVT/2 driver substitutes. Fig. could be the present waveform happened by means of traditional (default) 2 LVT motorists. The eco-friendly waveform in Fig. is acquired for HVT whilst the crimson one is because of cascaded LVT/2. Their superposition is proven in Fig . Evaluating Fig. with Fig , the present height was decreased by means of 43%.



Fig: Step response for two driver configurations



Fig: The peak current behavior of two LVT buffers

V. CONCLUSION

As it was noticed before clock tree is one of the major contributors of peak current in a SoC, that circumstance cannot be neglected and should be treated. Here we introduced one of the possible solutions. In that paper we didn't consider the impact of the process variation and differentiation of temperature among the SoC.All these effects will harm and affect negatively on jitter and skew of the optimized clock tree.

VI. REFERENCES

[1] Mikhail Popovich, AndreyV.Mezhiba, EbyG.Friedman"Power Distribution Networks with On-Chip Decoupling Capacitors", pp 10-17.

[2] Neil H.E. Weste, and David Money "Integrated Circuit Design", 4th ed, pp. 513–516

[3] Zhen Mu Mentor Graphics Corporation "Power integrity in systems design"

[4] P.Restle and A.Deutsch, "Designing the best clock distribution network" Symp.VLSI Circuits Digest Tech Papers,1998,pp.2-5.

 @ 2013-2016 http://www.ijitr.com All rights Reserved.